

FIGURE 1





FIGURE 2



CODE (real, img)	mapping	result.real	result.img
00	+1,+1	+r	+i
01	+1,-1	+i	-r
10	-1,+1	-i	+r
11	-1, 1	-r	-i

mux negate	Despreader	4XDESP	8XDESP	
-		C src	C src	16XCorrelate C src bit
	·	bit	bit	C BIC DIC
unit				
x00	TO.img	c[0,1]	c[0,1]	c[0,1]
x01	TO.img	c[2,3]	c[4,5]	c[2,3]
x02	TO.img	c[4,5]	c[8,9]	c[4,5]
x03	TO.img	c[6,7]	c[12,13]	c[6,7]
x04	TO.img	_	c[2,3]	c[8,9]
x05	TO.img	-	c[6,7]	c[10,11]
x06	TO.img	-	c[10,11]	c[12,13]
x07	T0.img	-	c[14,15]	.c[14,15]
y08	TO.real	c[0,1]	c[0,1]	c[0,1]
y09	TO.real	c[2,3]	c[4,5]	c[2,3]
y10	TO.real	c[4,5]	c[8,9]	c[4,5]
y11	TO.real	c[6,7]	c[12,13]	c[6,7]
y12	TO.real	•	c[2,3]	c[8,9]
y13	TO.real	-	c[6,7]	c[10,11]
y14	TO.real	-	c[10,11]	c[12,13]
y15	TO.real	-	c[14,15]	c[14,15]
x16	Tl.img	c[16,17]	c[16,17]	c[16,17]
x17	Tl.img	c[18,19]	c[20,21]	c[18,19]
x18	Tl.img	c[20,21]	c[24,25]	c[20,21]
	T1.img	c[22,23]	c[28,29]	c[22,23]
	Tl.img	-	c[18,19]	c[24,25]
x21	Tl.img	-	c[22,23]	c[26,27]
x22	T1.img	-	c[26,27]	c[28,29]
x23	Tl.img	-	c[30,31]	c[30,31]
y24	Tl.real	c[16,17]	c[16,17]	c[16,17]
y25	Tl.real	c[18,19]	c[20,21]	c[18,19]
y26	Tl.real	c[20,21]	c[24,25]	c[20,21]
	T1.real	c[22,23]	c[28,29]	c[22,23]
y28	Tl.real	-	c[18,19]	c[24,25]
	Tl.real	-	c[22,23]	c[26,27]
y30	T1.real	_	c[26,27]	c[28,29]
	T1.real		c[30,31]	c[30,31]




FIGURE 5




FIGURE 6B

PN GOE	MAPPING	45° robabili scaled:	COMPLEY MULTIPLICATION	RE SULT
06	(1.4)	(1,0)	1 · (a+jb)	(a+jb)
01	(1,-1)	(0,-1)	-j · (a+jb)	(b-ja)
11	(-1,-1)	(-1,0)	-1 · (a + i b)	(-a - j b)
10	(-1, 1)	(0,1)	i. (a+ib)	(-b + j a)

FIGURE 6 A




FIGURE 7A





FIGURE 78

## Despreading Implementation 1

The diagram below implements a 4 chip despreader to two different CODE codes



L 8


16-bit implementation of despreading opcode

CODE	0[31:16]=	0[15:0]=
00	-H=-(I-Q)	L=-(I+Q)
01.	-L=-(I+Q)	H= (I-Q)
10	L= (I+Q)	-H=-(I-Q)
11	H= (I-Q)	L=(I+Q)

CODE(real,img) result.real		
00 -> -1, -1 -(r - i)	-(r + i)	
01 -> -1, 1 -(r + i)	r-i	
10 -> 1, -1 r + i	-(r - i)	
11 -> 1, 1 r-i	r+i	

result.img

Function	Output	Function
Despreader Trees0	00[15:00]	real - i
Despreader Trees1	· O0[31:16]	imaginary - q
Despreader Trees2	01[15:00]	real - i
Despreader Trees3	01[31:16]	imaginary - q



FIBURE 9

## Despreader integration with input and Output muxes






FIGURE 10




= 1-bit complex multiply

FIGURE 11



F1607 12



- 32-bit chain output is added with all zero in the 2x mult before being sent to output mux 1. 2 32-bit packed outputs C0 and C1 are added together before being sent to output mux 0.


FILME 13

mode	code	real result	img result
complex	00	real	img
complex	01	img	-real
complex	10	-img	real
complex	1/1)0	-real	-img
complex-cnj	OL)O	real	img
complex-cnj	oloi 1	img	-real
complex-cnj	1/1/0	-img	real
complex-cnj	101	-real	-img
real-r*	0x	real	
real-r	1x	-real	
real-i**	<b>x</b> 0		img
real-i	x1		-img
zero	xx	real	img

\* real mode selects the real input and uses code[1] to control negation for the real output.

FIBURE 14

<sup>\*\*</sup> real mode select the img input and uses code[0] to control negation for the img output.



Flauré la



16.01 15




FIGURE 17




FIGURE 18




FIGURE 19





FIGURE 20



F161RE 21




FIGURE 22A





FIGURE 22B



FIBURE 23